### Translation Validation for

# Synchronous Specification in the Signal Compiler

Van-Chan Ngo Jean-Pierre Talpin Thierry Gautier

INRIA Rennes, France



Construct a modular translation validationbased verification framework to check the correctness of the synchronous data-flow compiler, Signal.

# Agenda

- Introduction
  - Motivation
  - Related work
  - Approach
- Formally verified Signal compiler
  - Clock semantics preservation
  - Data dependency preservation
  - Value-equivalence preservation

- Detected bugs
- Conclusion


## Motivation

```
int lt(_Bool b, unsigned char c) {
    return b < c;
}

int main() {
    if (!lt(1,'a')
        abort();
}</pre>
```

- GCC compiles b < c into (b == 0) & (c != 0)
- Program always aborts
- Compilers always might have some bugs

## Development of critical software



- Safety requirements have to be implemented correctly
- Formal verification is applied at source level (static analysis, model checking, proof)
- The guarantees are obtained at source program might be broken due to the compiler bugs
- Raise awareness about the importance of compiler verification in critical software development

## Related work on compiler verification

- SuperTest: test and validation suite
- DO-178: certification standards
- Astrée: a static analyzer
- Static analysis of Signal programs for efficient code generation (Gamatié et al.)
- Translation validation for optimizing compiler (Berkeley, US)
- CompCert: a certified C compiler (Inria, France)
- Verified LLVM compiler (Harvard, US)

# Compiler verification


#### Testing-based approach

- Test and validation suite to verify compilers
- Test suite to qualify the compiler's output

#### Formal method-based approach

- Formal verification of compilers
- Formal verification of compiler's output
- Translation validation to check the correctness of the compilation

## Translation validation



- Takes the source and compiled programs as input
- Checks that the source program semantics is preserved in the compiled program

## Translation validation: Main components

#### Model builder

- Defines common semantics
- Captures the semantics of the source and compiled programs


#### **Analyzer**

- Formalizes the notion of "correct implementation"
- Provides an automated proof method
- Generates a proof scripts or a counter-example

## Translation validation: Features

- Avoiding redoing the proof with changes of compiler
- Independence of how the compiler works
- Less to prove (in general, the validator is much more simple than the compiler)
- Verification process is fully automated

# Signal compiler



- Syntax and type checking
- Clock analysis
- Data dependency analysis
- Executable code generation

# Objective


A method to formally verify the Signal compiler that satisfies:

- Light weight
- Scalable: deals with 500K lines of code of the implementation
- Modularity
- Accuracy: the proof is separated w.r.t the data structure (clock, data dependency, value-equivalence)


## Approach

- Adopt translation validation approach
- Prove the correctness of each phase w.r.t the data structure carrying the semantics relevant to that phase
- Decompose the preservation of the semantics into the preservation of clock semantics, data dependency, and value-equivalence


# Formally verified Signal compiler



# Formally verified Signal compiler



# Formally verified Signal compiler



# Signal language

- Signal x: sequences  $x(t), t \in \mathbb{N}$  of typed values ( $\perp$  is absence)
- Clock  $C_x$  of x: instants at which  $x(t) \neq \bot$
- Process: set of equations representing relations between signals
- Parallelism: processes run concurrently
- Example:  $y := x + 1, \forall t \in C_y, y(t) = x(t) + 1$
- Other languages: Esterel, Lustre, Scade, ...

# Primitive operators

• Stepwise functions:  $y := f(x_1, ..., x_n)$ 

$$\forall t \in C_y, y(t) = f(x_1(t), ..., x_n(t)), C_y = C_{x_1} = ... = C_{x_n}$$

• Delay:

$$y := x\$1$$
 init  $a$ 

$$y(t_0) = a, \forall t \in C_x \land t > t_0, y(t) = x(t_-), C_y = C_x$$

Merge:

$$y := x \text{ default } z$$

$$y(t) = x(t)$$
 if  $t \in C_x$ ,  $y(t) = z(t)$  if  $t \in C_z \setminus C_x$ ,  $C_y = C_x \cup C_z$ 

# Primitive operators

Sampling:

$$y := x$$
 when  $b$ 

$$\forall t \in C_x \cap C_b \wedge b(t) = true, y(t) = x(t), C_y = C_x \cap [b]$$

Composition:

$$P_1|P_2$$

Denotes the parallel composition of two processes

• Restriction:

P where x

Specifies that x as a local signal to P

## Example

```
process DEC=
(? integer FB;! integer N) /* IO signals */
(| FB = when (ZN<=1)
    | N := FB default (ZN-1) /* equations */
    | ZN := N$1 init 1 /* order does not matter */
    |)
where integer ZN end; /* local signals */</pre>
```

- Emits a sequence of values FB, FB 1, ..., 1
- Execution traces


```
t t_0 t_1 t_2 t_3 t_4 t_5 t_6 ...

FB 6 \bot \bot 3 \bot \bot 2 ...

ZN 1 6 5 4 3 2 1 ...


N 6 5 4 3 2 1 2 ...
```

## Preservation of clock semantics



## Clock model

#### Encodes the clock



Uninterpreted functions <

Encodes the value

$$\phi(e := e_1 + e_2) = (\widehat{e} \Leftrightarrow \widehat{v_+^i} \Leftrightarrow \widehat{e_1} \Leftrightarrow \widehat{e_2}) \land (\widehat{e} \Rightarrow (\widetilde{e} = \widehat{v_+^i}))$$

Clock model of P

$$\Phi(P) = \bigwedge_{i=1}^{n} \phi(eq_i)$$

## Clock refinement

- Clock event: A clock event is an interpretation over X. The set of clock events denoted by  $\mathcal{E}c_X$
- Clock trace: A clock trace  $T_c: \mathbb{N} \longrightarrow \mathcal{E}c_X$  is a chain of clock events. The concrete clock semantic of  $\Phi(P)$  is a set of clock trace denoted by  $\Gamma(\Phi(P))_{\backslash X}$
- Clock refinement:  $\Phi(C) \sqsubseteq_{clk} \Phi(A)$  on X iff  $\forall X.T_c.(X.T_c \in \Gamma(\Phi(C))_{\backslash X} \Rightarrow X.T_c \in \Gamma(\Phi(A))_{\backslash X})$

## Proof method

- Define a variable mapping  $\widehat{X_A}\setminus\widehat{X_{IO}}=\alpha(\widehat{X_C}\setminus\widehat{X_{IO}})$
- Given  $\alpha$ , prove  $\Phi(C) \sqsubseteq_{clk} \Phi(A)$  on  $X_{IO}$

#### Premise


$$\widehat{X_A} \setminus \widehat{X_{IO}} = \alpha(\widehat{X_C} \setminus \widehat{X_{IO}})$$

$$\forall \widehat{I} \text{ over } \widehat{X_A} \cup \widehat{X_C}.(\widehat{I} \models \Phi(C) \Rightarrow \widehat{I} \models \Phi(A))$$

#### Conclusion


$$\Phi(C) \sqsubseteq_{clk} \Phi(A) \text{ on } X_{IO}$$

# Implementation with SMT



- Construct  $\Phi(A)$  and  $\Phi(C)$
- Establish  $\varphi = \Phi(C) \wedge \widehat{X_A} \setminus \widehat{X_{IO}} = \alpha(\widehat{X_C} \setminus \widehat{X_{IO}}) \Rightarrow \Phi(A)$
- Check the validity  $\models \varphi$

# Preservation of data dependency



## Synchronous data-flow dependency graph (SDDG)


- Data dependency is represented as a labeled directed graph
- Nodes are signals or clocks
- Edges express the dependencies among signals and clocks
- Clock constraints are first-order logic formulas to label the edges
- A dependency is effective iff its clock constraint has the value true

## Dependency refinement

SDDG(C) is a dependency refinement of SDDG(A) if:


- For every path dp<sub>1</sub> in SDDG(A), there exits a path dp<sub>2</sub> in SDDG(C) such that dp<sub>2</sub> is a reinforcement of dp<sub>1</sub>
- For every path in dp<sub>1</sub> SDDG(A), for any path dp<sub>2</sub> in SDDG(C), dp<sub>2</sub> is deadlock-consistent with dp<sub>1</sub>

# Implementation with SMT



- Construct SDDG(A) and SDDG(C)
- Establish the formulas for checking the reinforcement and deadlock-consistency
- Check the validity of the checking formulas

# Preservation of value-equivalence



## Synchronous data-flow value-graph (SDVG)

- Signal and clock computation is represented as a labeled directed graph
- Nodes are clocks, signals, variables, operators, or gated -node function
- Edges describe the computation relation between the nodes
- The computation of both Signal program and generated C code is represented by a shared graph

## SDVG translation validation: Normalizing

#### Objective

 Prove that for every output signal x and its corresponding variable x<sup>c</sup>, they have the same value

#### Principle

- Define a set of rewrite rules
- Apply the rewrite rules to each graph node individually
- When there is no more rules can be applied to resulting graph,
   maximized the shared nodes
- Terminate when there exists no more sharing or rewrite rules can be applied

## Detected bugs: Multiple constraints on a clock

```
// P.SIG
| x ^= when (y <= 9)
| x ^= when (y >= 1)
// P_BASIC_TRA.SIG
| CLK_x := when (y <=
| CLK := when (y >= 1)
CLK_x ^= CLK
 CLK ^= XZX_24
// P_BOOL_TRA.SIG
| when Tick ^= C_z ^=
   C_CLK
when C_z ^= x ^= z
| C_z := y <= 9
 C\_CLK := y >= 1
```

Cause: The synchronization between CLK and XZX\_24

In P\_BASIC\_TRA, x might be absent when XZX\_24 is absent, which is not the case in P and P\_BOOL\_TRA

XZX\_24 is introduced without declaration

#### Detection:

 $\Phi(P\_BOOL\_TRA) \not\sqsubseteq_{clk} \Phi(P\_BASIC\_TRA)$ 

# Detected bugs: XOR operator

```
// P.SIG
| b3 := (true xor true) XOR operator
    and b1
// P_BASIC_TRA.SIG
CLK_b1 := ^b1
CLK_b1 ^= b1 ^= b3
| b3 := b1
```

Cause: wrong implementation of

In P BASIC TRA, true xor true is true

#### **Detection:**

 $\Phi(P\_BASIC\_TRA) \not\sqsubseteq_{clk} \Phi(P)$ 

## Detected bugs: Merge with constant signal

```
// P.SIG
| y := 1 default x
// C code
if (C_y)
{
    y = 1; else y = x;
    w_P_y(y);
}
```

Cause: wrong implementation of merge operator with constant signal

In the generated C code, a syntax error y = 1; else y = x;

Detection: when constructing the SDVG graph

## Conclusion

#### A method to formally verify the Signal compiler

- Adopts the translation validation
- Is light-weight, scalable, modular
- Separates the proof into three smaller and independent sub-proofs: clock semantic, data dependency, and value-equivalence preservations

## Future work

- Fully implementation of the validator: benchmarks and integration into Polychrony toolset
- Extended the proof to use with the other code generation schemes (e.g., modular and distributed code generations)
- Use an SMT solver to reason on the rewrite rules in SDVG transformations

Thank you!